FPGA implementation of a run-time configurable NTT-based polynomial multiplication hardware-Reference-Cited by-同舟云学术

FPGA implementation of a run-time configurable NTT-based polynomial multiplication hardware

Published:2020-10 Issue: Volume:78 Page:103219
ISSN:0141-9331
Container-title:Microprocessors and Microsystems
language:en
Short-container-title:Microprocessors and Microsystems

Author:

Mert Ahmet Can,Öztürk Erdinç,Savaş Erkay

Publisher

Elsevier BV

Subject

Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Software

Reference33 articles.

1. RIFFA: A reusable integration framework for FPGA accelerators;Jacobsen,2012

2. Microsoft SEAL (release 3.2), 2019, (https://github.com/Microsoft/SEAL), Microsoft Research, Redmond, WA.

3. J. Bos, L. Ducas, E. Kiltz, T. Lepoint, V. Lyubashevsky, J.M. Schanck, P. Schwabe, G. Seiler, D. Stehlé, CRYSTALS – Kyber: a CCA-secure module-lattice-based KEM, 2017, (Cryptology ePrint Archive, Report 2017/634), https://eprint.iacr.org/2017/634.

4. E. Alkim, P.S.L.M. Barreto, N. Bindel, J. Kramer, P. Longa, J.E. Ricardini, The Lattice-Based Digital Signature Scheme qTESLA, 2019, (Cryptology ePrint Archive, Report 2019/085), https://eprint.iacr.org/2019/085.

5. Newhope on arm cortex-m;Alkim,2016

Cited by 23 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. An Area-Efficient and Configurable Number Theoretic Transform Accelerator for Homomorphic Encryption;Electronics;2024-08-26

2. Proteus: A Pipelined NTT Architecture Generator;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2024-07

3. RISC-V SoC with NTT-Blackbox for CRYSTALS-Kyber Post-Quantum Cryptography;2024 9th International Conference on Integrated Circuits, Design, and Verification (ICDV);2024-06-06

4. Low latency FPGA implementation of NTT for Kyber;Microprocessors and Microsystems;2024-06

5. Parallel Accelerating Number Theoretic Transform for Bootstrapping on a Graphics Processing Unit;Mathematics;2024-01-31