1. Process variation in embedded memories: failure analysis and variation aware architecture;Agarwal;IEEE J. Solid-State Circuits,2005
2. Static timing analysis;Kilts;Adv. FPGA Des.: Archit. Implement. Optim.,2007
3. Gate-level simulation;Saleh,1994
4. Static Timing Analysis for Nanometer Designs: A Practical Approach;Bhasker,2009
5. iTimerC 2.0: Fast incremental timing and CPPR analysis;Lee,2015