1. L. Benini, G. DeMicheli, Networks on chip: a new paradigm for systems on chip design, in: Proc. Design, Automation and Test in Europe Conference and Exhibition, 2002, pp. 418–419.
2. M. Sgroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik, J. Rabaey, A. Sangiovanni-Vincentelli, Addressing the system-on-a-chip interconnect woes through communication-based design, in: Design Automation Conference. Proceedings, 2001, pp. 667–672.
3. G. Martin, Overview of the MPSoC design challenge, in: Design Automation Conference, 43rd ed., ACM/IEEE, 2006, pp. 274–279.
4. A. Gerstlauer, D. Gajski, R. Domer, D. Shin, Automatic network generation for system-on-chip communication design, in: CODES+ISSS ’05, Third IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, 2005, pp. 255–260.
5. J. Henkel, W. Wolf, S. Chakradhar, On-chip networks: a scalable, communication-centric embedded system design paradigm, in: Proceedings. 17th International Conference on VLSI Design, 2004, pp. 845–851.