1. Xilinx, Vivado design suite user guide: high-level synthesis, 2016, (https://www.xilinx.com/support/documentation/sw_manuals/xilinx2016_4/ug902-vivado-high-level-synthesis.pdf).
2. Automatic on-chip memory minimization for data reuse;Liu,2007
3. Combined loop transformation and hierarchy allocation for data reuse optimization;Cong,2011
4. Polyhedral-based data reuse optimization for configurable computing;Pouchet,2013
5. Data reuse analysis technique for software-controlled memory hierarchies;Issenin,2004