1. A low power multiplier with the spurious power suppression technique;Chen;IEEE Trans. VLSI,2007
2. A versatile multimedia functional unit design using the spurious power suppression technique;Chen,2006
3. A spurious power suppression technique for multidedia/DSP applications;Chen;IEEE Trans. Circuits Syst. I,2007
4. A low-power adder operating on effective dynamic data ranges;Chen;IEEE Trans. Very Large Scale Integr. (VLSI) Syst.,2002
5. Design of power-efficient configurable booth multiplier;Kung;IEEE Trans. Circuits . Syst. – I:Regular Papers,2010