1. IEEE standard for Floating Point Arithmetic;IEEE-SA Standards Board,2008
2. G. Marcus, P. Hinojosa, A. Avila, J. Nolazco-FIores, A fully synthesizable single-precision, floating-point adder/substractor and multiplier in VHDL for general and educational use, in: Proc. of 5th IEEE Int. Conf. Devices, Circuits and Systems, Dominican Republic, 2004, pp. 319–323.
3. M. Taher, M. Aboulwafa, A. Abdelwahab, E. M. Saad, High-speed, area-efficient FPGA-based floating-point arithmetic modules, in: Proc. of Radio Science Conference, Cairo, March 13–15, 2007.
4. S.V. Siddamal, R.M. Banakar, B.C. Jinaga, Design of high-speed floating point multiplier, in: Proc. of 4th IEEE Int. Symp. Electronic Design, Test and Applications, Hongkong, January 23–25, 2008, pp. 285–289.
5. High-performance, low-latency field-programmable gate array-based floating-point adder and multiplier units in a Virtex 4;Karlstrom;IET Computers and Digital Techniques,2008