1. Semiconductor Industry Association, The International Technology Roadmap for Semiconductors (ITRS), 2013, on-line: .
2. A. Jas, J. Ghosh-Dastidar, N.A. Touba, Scan vector compression/decompression using statistical coding, in: Proc. of VLSI Test Symp., 1999, pp. 114–120.
3. A. Chandra, K. Chakrabarty, Efficient test data compression and decompression for system-on-a-chip using internal scan chains and Golomb coding, in: Proc. of Design, Automation and Test in Europe, Conference, 2001, pp. 145–149.
4. Test data compression and test resource partitioning for system-on-a-chip using frequency-directed run-length (FDR) codes;Chandra;IEEE Trans. Comput.,2003
5. B. Koenemann, LFSR – coded test patterns for scan designs, in: Proc. of European Test Conf., Munich, Germany, 1991, pp. 237–242.