Author:
Lee Jung-Hoon,Park Gi-Ho,Kim Shin-Dug
Subject
Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Software
Reference18 articles.
1. S. Manne, A. Klauser, D. Grunwald, F. Somenzi, Low power TLB design for high performance microprocessors, University of Colorado Technical Report, 1997.
2. T.M. Austin, G.S. Sohi, High-bandwidth address translation for multiple-issue processors, In the Proceedings of the 23rd ACM Internationall Symposium on Computer Architecture, May 1996, pp. 158–167.
3. J. Kin, M. Gupta, W.H. Mangione-Smith, The Filter Cache: an energy efficient memory structure, In the Proceedings of International Symposium on Microarchitecture, 1997, pp. 184–193.
4. K. Ghose, M.B. Kamble, Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation, In the Proceedings of International Symposium on Low Power Electronics and Design (ISLPED'99), Aug. 1999, pp. 70–75.
5. Virtual memory in contemporary microprocessors;Jacob;IEEE Micro,1998
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. sNPU: Trusted Execution Environments on Integrated NPUs;2024 ACM/IEEE 51st Annual International Symposium on Computer Architecture (ISCA);2024-06-29