1. ITRS 2011 edition - system drivers, 2011, (International Technology Roadmap for Semiconductors).
2. An 80-tile sub-100-W TeraFLOPS processor in 65-nm CMOS;Vangal;IEEE J. Solid State Circuits,2008
3. 16.1 A 340mV-to-0.9V 20.2Tb/s Source-synchronous Hybrid packet/circuit-switched 16x16 Network-on-Chip in 22nm Tri-Gate CMOS;Chen,2014
4. Networks on chips: a new SoC paradigm;Benini;IEEE Comput.,2002
5. Networks-on-chip in emerging interconnect paradigms: Advantages and challenges;Carloni,2009