1. Multi-bit error tolerant caches using two-dimensional error coding;Kim,2007
2. Impact of intrinsic parameter fluctuation on the fault tolerance of L1 data cache;Ahmed,2009
3. Analyzing area and performance penalty of protecting different digital modules with hamming code and triple modular redundancy;Hentschke,2002
4. Error detecting and error correcting codes;Hamming;Bell Syst. Tech. J.,1950
5. Compact and power efficient SEC-DED codec for computer memory;Samanta;Microsyst. Technol.,2021