Author:
Wang Irene,Chakraborty Prasenjit,Xue Zi Yu,Lin Yen Fu
Subject
Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Software
Reference42 articles.
1. The chip design game at the end of moore’s law;Colwell,2013
2. T. Nowatzki, V. Gangadhan, K. Sankaralingam, G. Wright, Pushing the limits of accelerator efficiency while retaining programmability, in: IEEE International Symposium on High Performance Computer Architecture, HPCA, 2016.
3. S. Baskaran, J. Sampson, Decentralized offload-based execution on memory-centric compute cores, in: The International Symposium on Memory Systems, MEMSYS, 2001.
4. I.L. Orăşan, C.D. Căleanu, ARM embedded low cost solution for implementing deep learning paradigms, in: International Symposium on Electronics and Telecommunications, ISETC, 2020.
5. A. Pellegrini, N. Stephens, M. Bruce, Y. Ishii, et al. The arm neoverse N1 platform: Building blocks for the next-gen cloud-to-edge infrastructure SoC, in: International Symposium on Microarchitecture, MICRO, 2020.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. SpChar: Characterizing the sparse puzzle via decision trees;Journal of Parallel and Distributed Computing;2024-10
2. DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators;56th Annual IEEE/ACM International Symposium on Microarchitecture;2023-10-28