Subject
Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Software
Reference40 articles.
1. Memory-centric system interconnect design with hybrid memory cubes;Kim,2013
2. R. Hadidi, B. Asgari, J. Young, B. Ahmad Mudassar, K. Garg, T. Krishna, H. Kim, Performance Implications of NoCs on 3D-Stacked Memories: Insights from the Hybrid Memory Cube, in: IEEE International Symposium on Performance Analysis of Systems and Software, ISPASS, 2018, pp. 99–108.
3. Hybrid memory cube specification 2 . 0 hybrid memory cube with HMC-30G-VSR PHY;Consortium,2014
4. M. Koibuchi, H. Matsutani, H. Amano, T.M. Pinkston, A Lightweight Fault-Tolerant Mechanism for Network-on-Chip, in: International Symposium on Networks-On-Chips, NOCS, 2008, pp. 13–22.
5. M. Hayenga, N. Enright Jerger, M. Lipasti, SCARAB: A single cycle adaptive routing and bufferless network, in: IEEE/ACM International Symposium on Microarchitecture, MICRO, 2009, pp. 244–254.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献