Author:
Tewary Manish,Salcic Zoran,Biglari-Abhari Morteza,Malik Avinash
Subject
Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Software
Reference28 articles.
1. M. Tewary, A. Salicic and M. Biglari-Abhari, "An eneregy efficency embedded processor for hard real-timejava applications, " in Int. Conference on Architecture of Comput. Sysyt. Copenhang, 2019.
2. Efficient and scalable compiler directed energy optimizations for real time applications;Huang;ACM Trans. Design Automation of Electronic Syst.,2007
3. A java processor architecture for embedded real-time systems;Schoeberl;J. Syst. Architectures,2008
4. D. Vijay and T. Tim, "Methodology for high level estimation of FPGA power consumption," in Proceedings of the 2005 Asia and South Pacific Design Automation Conference, Shanghai, 2005.
5. H. Sultan, G. Ananthanarayanan and S.R. Sarangi, "Processor power estimation techniques: a survey," Int. J. High Performnace Syst. Architecture, vol. 5, no. 2, 2014.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献