1. Characterizing system-level vulnerability for instruction caches against soft errors;Wang,2011
2. Techniques to reduce the soft errors rate in a high-performance microprocessor;Weaver,2004
3. IBM experiments in soft fails in computer electronics (1978 - 1994);Ziegler;IBM J. Res. Dev.,1996
4. Modeling the effect of technology trends on the soft error rate of combinational logic;Shivakumar,2002
5. Area efficient architectures for information integrity checking in cache memories;Kim,1999