1. C. Constantinescu, Impact of deep submicron technology on dependability of VLSI circuits, in: IEEE Intl. Conf. on Dependable Systems and Networks (DSN’02), 2002, pp. 205–209.
2. P. Shivakumar et al., Modeling the effect of technology trends on the soft error rate of combinational logic, in: DSN’02, 2002, pp. 389–398.
3. Characterization of soft errors caused by single event upsets in CMOS processes;Karnik;IEEE Trans. Dependable Secure Comput.,2004
4. J.B. Nickle, A.K. Somani, REESE: a method of soft error detection in microprocessors, in: DSN’01, 2001, pp. 401–410.
5. D.M. Blough, A. Nicolau, Fault tolerance in super-scalar and vliw processors, in: IEEE Workshop on Fault Tolerant Parallel and Distributed Systems, 1992, pp. 193–200.