1. N. Magen, A. Kolodny, U. Weiser, N. Shamir, Interconnect-power dissipation in a microprocessor, in: Proceedings of the 2004 International Workshop on System Level Interconnect Prediction, ACM Press, 2004, pp. 7–13.
2. Power consumption estimation in CMOS VLSI chips;Liu;IEEE J. Solid-State Circuits,1994
3. Comparison of wafer scale integration with VLSI packaging approaches;Neugebauer;IEEE Trans. Compon. Hybrids Manuf. Technol.,1987
4. Kaustav Banerjee, Trends for ULSI interconnections and their implications for thermal, reliability and performance issues, in: Proceedings of the Seventh International Dielectrics and Conductors for ULSI Multilevel Interconnection Conference, March 2001, pp. 38–50.
5. M. Ghoneima, Y. Ismail, Low power coupling-based encoding for on-chip buses, in: Proceedings of International Symposium on Circuits and Systems, May 2004, pp. 325–328.