1. Altera Corporation, Recommended design practices, Quartus II Handbook Version 13.1. Volume 1: Design and Synthesis, Chapter 12, San Jose 2013.
2. Programmable Logic Controller-Method, System and Apparatus;Boggs,2003
3. Design and implementation of an embedded microprocessor compatible with IL language in accordance to the norm IEC 61131-3;Carrillo,2011
4. M. Chmiel, W. Ciazynski, A. Nowara, Timers and counters applied in PLCs, in: Proceedings of the International Conference on Programmable Devices and Systems, PDS’95, Gliwice, 1995, pp. 165–172.
5. M. Chmiel, W. Kloska, J. Mocha, D. Polok, FPGA-based two-processor CPU for PLC, in: Proceedings of the International Conference on Signals and Electronic Systems (ICSES 16), 2016a, pp. 247–252.