1. SiLago-CoG: coarse-grained grid-based design for near tape-out power estimation accuracy at high level;Jafri,2017
2. Synthesis of predictable global NoC by abutment in synchoros VLSI design;González,2021
3. Synchoricity and NOCs could make billion gate custom hardware centric SOCs affordable;Hemani,2017
4. Low-latency maximal-throughput communication interfaces for rationally related clock domains;Chabloz;IEEE Trans Very Large Scale Integr VLSI Syst,2014
5. Clock tree generation by abutment in synchoros VLSI design;Stathis,2021