1. M. Dall’Osso, G. Biccari, L. Giovannini, D. Bertozzi, L. Benini, P. Tavel, Xpipes: A latency insensitive parameterized network-on-chip architecture for multiprocessor SoCs, in: Proceedings 21st International Conference on Computer Design. ICCD’03, 2003, pp. 536–539.
2. X. Yang, Huimin Du, J. Han, Research on node coding and routing algorithm for network on chip, in: ISECS International Colloquium on Computing, Communication, Control, and Management, CCCM ’08, 2008, pp. 198–203.
3. H. Jingcao, U.Y. Ogras, R. Marculescu, System-level buffer allocation for application-specific networks-on-chip router design, in: IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, 2006, p. 2919–2933.
4. C. Xuning, L. Peh, Leakage power modeling and optimization in interconnection networks, in: Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED), 2003, pp. 90–95.
5. Dynamically-allocated multi-queue buffers for VLSI communication switches;Tamir;IEEE Transaction on Computers,1992