1. R. Krashinsky et al., The vector-thread architecture, in: 31st International Symposium on the Computer Architecture, Munich, Germany, June 19–23, 2004.
2. A design flow for partially reconfigurable hardware;Robertson;ACM Transactions on Embedded Computing Systems,2004
3. Reconfigurable Instruction Set Processors from a Hardware/Software Perspective;Barat;IEEE Transactions on Software Engineering,2002
4. Warp processors;Lysecky;ACM Transactions on Design Automation of Electronic Systems,2006
5. X. Wang, S.G. Ziavras, A framework for dynamic resource management and scheduling on reconfigurable mixed-mode multiprocessor, in: IEEE International Conference on Field-Programmable Technology, Singapore, December 11–14, 2005.