Resource-bounded multicore emulation using Beefarm-Reference-Cited by-同舟云学术

Resource-bounded multicore emulation using Beefarm

Published:2012-11 Issue:8 Volume:36 Page:620-631
ISSN:0141-9331
Container-title:Microprocessors and Microsystems
language:en
Short-container-title:Microprocessors and Microsystems

Author:

Arcas Oriol,Sonmez Nehir,Sayilar Gokhan,Singh Satnam,Unsal Osman S.,Cristal Adrian,Hur Ibrahim,Valero Mateo

Publisher

Elsevier BV

Subject

Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Software

Reference42 articles.

1. J. Davis, C. Thacker, C. Chang, BEE3: Revitalizing computer architecture research, Microsoft Research.

2. L. Hammond, B.D. Carlstrom, V. Wong, B. Hertzberg, M. Chen, C. Kozyrakis, K. Olukotun, Programming with transactional coherence and consistency (TCC), in: ASPLOS-XI, 2004, pp. 1–13.

3. K.E. Moore, J. Bobba, M.J. Moravan, M.D. Hill, D.A. Wood, LogTM: Log-based transactional memory, in: HPCA 2006, 2006, pp. 254–265.

4. S. Tomic, C. Perfumo, C. Kulkarni, A. Armejach, A. Cristal, O. Unsal, T. Harris, M. Valero, EazyHTM: Eager-lazy hardware transactional memory, in: MICRO 42, New York, NY, USA, 2009, pp. 145–155.

5. E.S. Chung, E. Nurvitadhi, J.C. Hoe, B. Falsafi, K. Mai, A complexity-effective architecture for accelerating full-system multiprocessor simulations using FPGAs, in: FPGA ’08, NY, USA, pp. 77–86.

Cited by 1 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. OpenSPARC Processor Evaluation Using Virtex-5 FPGA and High Performance Embedded Computing (HPEC) Benchmark Suite;International Journal of Embedded and Real-Time Communication Systems;2014-01