1. Virtual-address caches. Part 1: Problems and solutions in uniprocessors;Cekleov;IEEE Comput.,1997
2. D. Wood, et al., An in-cache address translation mechanism, in: ISCA-13, 1986.
3. G. Reinman, N.P. Jouppi, Cacti 2.0: an integrated cache timing and power model, Tech. Rep. WRL-2000-7, COMPAQ (Feb.), 2000.
4. H.-H.S. Lee, C.S. Ballapuram, Energy efficient D-TLB and data cache using semantic-aware multilateral partitioning, in: ISLPED, 2003, pp. 306–311.
5. A. Alameldeen, C. Mauer, M. Xu, P. Harper, M. Martin, D. Sorin, M. Hill, D. Wood, Evaluating non-deterministic commercial workloads, in: Fifth Computer Architecture Evaluation using Commercial Workloads, 2002.