1. H. Samueli, R. Hawley, S. Olafson, VLSI architectures for a high speed tunable digital modulator/demodulator/band pass filter chip set, in: Proceedings of IEEE International symposium on circuits and systems, San Diego, USA, May 1992, pp. 1065–1068
2. Interpolation in digital modems-Part II: implementation and performance;Erup;IEEE Transactions on Communications,1993
3. Yoon, Sung Hyun, M.H. Sunwoo, An efficient variable length tap FIR filter chip, in: Proceedings of the ASP-DAC, Yokohama, Japan, 1998, pp. 157–161
4. Word-serial architectures for filtering and variable rate decimation;Grayver;VLSI Design Journal,2002
5. A. Ramaswamy, Y. Nijim, W.B. Mikhael, Polyphase implementation of a video scalar, in: Signals, Systems and Computers, Asilomar conference, Monterey, California, USA, Vol. 2, 1997, pp. 1691–1694