1. Microarchitectural wire management for performance and power in partitioned architectures;Balasubramonian,2005
2. A power-optimal repeater insertion methodology for global interconnects in nanometer designs;Banerjee;IEEE Transactions on Electron Devices,2002
3. Power protocol: reducing power dissipation on off-chip data buses;Basu,2002
4. B.M. Beckmann, D.A. Wood, TLC: Transmission Line Caches, in: Proceedings of the 36th International Symposium on Microarchitecture (MICRO-36), IEEE Computer Society, San Diego, CA, USA, 2003, pp. 43–54.
5. Wattch: a framework for architectural-level power analysis and optimizations;Brooks,2000