1. G. Tassey, The economic impacts of inadequate infrastructure for software testing. [Online]. Available: http://www.rti.org/pubs/software_testing.pdf, 2002.
2. IEEE-ISTO, The Nexus 5001 forum standard for a global embedded processor Debug Interface V 3.01, Nexus 5001 Forum, 2012. [Online]. Available: http://www.nexus5001.org/standard (accessed 27.09.14).
3. IEEE, IEEE Standard 1149.1-2013 for Test Access Port and Boundary-Scan Architecture, IEEE standards Association, May-2013. [Online]. Available: http://standards.ieee.org/findstds/standard/1149.1-2013.html (accessed 27.09.14).
4. W. Orme, Debug and trace for multicore SoCs, White paper, ARM, 2008.
5. MIPS, MIPS PDtrace Specification Rev 7.50, MIPS Technologies Inc., CA, 2012.