1. Testing methodology for firewire;Melatti;IEEE Journal of Design and Testing of Computer,1999
2. C.B. Cole, T.P. Warwick, High-speed digital transceivers: a challenge for manufacturing, in: Proceedings of International Test Conference, 1999, pp. 211–215
3. J.L. Huang, K.T. Cheng, An on-chip short-time interval measurement technique for testing high-speed communication links, in: Proceedings of IEEE VLSI Test Symposium, 2001
4. A time digitizer CMOS gate-array with a 250ps time resolution;Arai;IEEE Journal of Solid-State Circuits,1996
5. C.C. Tsai, C.L. Lee, An on-chip jitter measurement circuit for the PLL, in: Proceedings of IEEE Asian Test Symposium, 2003, pp. 332–335