Author:
Wang Junhui,Qian Yue,Wang Yi,Shao Zili,Dou Wenhua,Dou Qiang
Subject
Hardware and Architecture,Software
Reference48 articles.
1. Networks on chips: a new SoC paradigm;Benini;Computer,2002
2. A. Hemani, A. Jantsch, S. Kumar, A. Postula, J. Oberg, M. Millberg, D. Lindqvist, Network on chip: an architecture for billion transistor era, in: Proceedings of the IEEE NorChip Conference, 2000.
3. W.J. Dally, B. Towles, Route packets, not wires: on-chip interconnection networks, in: Proceedings of the 38th Annual Design Automation Conference, 2001, pp. 684–689.
4. Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives;Marculescu;IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.,2009
5. M. Li, Q. Zeng, W. Jone, DyXY: a proximity congestion-aware deadlock-free dynamic routing method for network on chip, in: Proceedings of the 43rd Annual Design Automation Conference, 2006, pp. 849–852.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Backlog Bound Analysis for Virtual-Channel Routers;2015 IEEE Computer Society Annual Symposium on VLSI;2015-07