1. S. Kumar, A. Jantsch, J.-P. Soinien, M. Forsell, M. Millberg, J. Tiensyrjä, A. Hemani, A network on chip architecture and design methodology, in: Proc. of the IEEE Computer Society Annual Symposium on VLSI, 2002, pp. 117–124.
2. A. Thomas, J. Becker, Multi-grained reconfigurable datapath structures for online-adaptive reconfigurable hardware architectures, in: IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI’05), 2005, pp. 118–123.
3. T. Hollstein, H. Zimmer, T. Murgan, M. Glesner, Flexible communication-centric system-on-chip platforms for ambient appliances, in: ITG-Fachtagung Ambient Intelligence, 2004, pp. 127–132.
4. D. Langen, J.-C. Niemann, M. Porrmann, H. Kalte, U. Rückert, Implementation of a RISC processor core for SoC designs FPGA prototype vs. ASIC implementation, in: Proc. of the IEEE-Workshop: Heterogeneous Reconfigurable Systems on Chip (SoC), Hamburg, Germany, 2002.
5. M. Grünewald, U. Kastens, D.K. Le, J.-C. Niemann, M. Porrmann, U. Rückert, M. Thies, A. Slowik, Network application driven instruction set extensions for embedded processing clusters, in: PARELEC 2004, International Conference on Parallel Computing in Electrical Engineering, Dresden, Germany, 2004, pp 209–214.