1. G. Taylor, A. Rekow, J. Radke, G. Thompson, A 100MHz floating point/integer processor, in: Proceedings of the IEEE Custom Integrated Circuits Conference, Boston, MA, 1990, pp. 24.5/1–24.5/4.
2. A. Enriquez, K. Jones, Design of a multi-mode pipelined multiplier for floating-point applications, in: Proceedings of the IEEE 1991 National Aerospace and Electronics Conference, NAECON, vol. 1, Dayton, OH, 1991, pp. 77–81.
3. J.E. Stine, M.J. Schulte, A combined interval and floating-point multiplier, in: Proceedings of the 32nd Asilomar Conference on Signals, Systems, and Computers, vol. 1, Pacific Grove, California, 1998, pp. 218–222.
4. W. Drescher, G. Fettweis, K. Bachman, VLSI architecture for non-sequential inversion over gf (2m) based on the euclidean algorithm, in: Proceedings of the IEEE ICSPAT’97, San Diego, CA, 1997, pp. 1815–1819.
5. G.F.W. Drescher, K. Bachman, VLSI architecture for datapath integration over gf (2m) on digital signal processors, in: Proceedings of the IEEE ICAASP’97, Munich, Germany, 1997, pp. 631–635.