1. Orion 2.0: a power-area simulator for interconnection networks;Kahng;IEEE Trans. Very Large Scale Integr. Syst.,2012
2. Do we need wide flits in networks-on-chip?;Lee,2013
3. Implementation and evaluation of on-chip network architectures;Gratz,2006
4. On-chip interconnection architecture of the tile processor;Wentzlaff;IEEE Micro,2007
5. A case for bufferless routing in on-chip networks;Moscibroda,2009