Author:
Chen Yi-Jung,Yang Chia-Lin,Chang Yen-Sheng
Subject
Hardware and Architecture,Software
Reference31 articles.
1. A comparison of list schedules for parallel processing systems;Adam;Commun. ACM,1974
2. Network on chips: a new soc paradigm;Benini;IEEE Comput.,2002
3. T.H. Corman, C.E. Leiserson, R.L. Rivest, C. Stain, Introduction to Algoirthms, McGraw Hill, 2001.
4. W.J. Dally, B. Towles, Route packets, not wires: on-chip interconnection networks, in: Proceedings of the Design Automation Conference (DAC), 2001, pp. 684–689.
5. Synthesis and Optimization of Digital Circuits;De Micheli,1994
Cited by
7 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. The efficiency of buffer and buffer-less data-flow control schemes for congestion avoidance in Networks on Chip;Journal of King Saud University - Computer and Information Sciences;2016-04
2. LUTMap: A Dynamic Heuristic Application Mapping Algorithm Based on Lookup Tables;Internet and Distributed Computing Systems;2016
3. Cache- and Communication-aware Application Mapping for Shared-cache Multicore Processors;Lecture Notes in Computer Science;2015
4. BDMap: A Heuristic Application Mapping Algorithm for the Big Data Era;2014 IEEE 11th Intl Conf on Ubiquitous Intelligence and Computing and 2014 IEEE 11th Intl Conf on Autonomic and Trusted Computing and 2014 IEEE 14th Intl Conf on Scalable Computing and Communications and Its Associated Workshops;2014-12
5. EFFICIENT SCHEME FOR CONGESTION CONTROL IN NETWORK-ON-CHIP WITH QoS CONSIDERATION;Journal of Circuits, Systems and Computers;2014-08-25