1. Semiconductor Industry Association et al., International Technology Roadmap for Semiconductors (ITRS), 2009 edition, 2009.
2. Flip chip ball grid array package reference guide, May 2005.
3. K.W. Guarini, A.W. Topol, M. Ieong, R. Yu, L. Shi, M.R. Newport, D.J. Frank, D.V. Singh, G.M. Cohen, S.V. Nitta, et al., Electrical integrity of state-of-the-art 0.13/spl mu/m SOI CMOS devices and circuits transferred for three-dimensional (3d) integrated circuit (IC) fabrication, in: Electron Devices Meeting, 2002. IEDM’02. International, IEEE, 2002, pp. 943–945.
4. 3-d ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration;Banerjee;Proceedings of the IEEE,2001
5. Three-dimensional integrated circuits;Topol;IBM Journal of Research and Development,2006