1. “Low-power 600MHz comparator for 0.5 V supply voltage in 0.12 μm CMOS”;Goll;IEEE Electron.Lett.,2007
2. “A 100-MHZ pipelined CMOS Comparator”;Wu;IEEE Journal of Solid State Circuits,1988
3. “A low-offset latched comparator using zero-static power dynamic offset cancellation technique,” in Proc.;Miyahara;IEEE Asian Solid State Circuit Conference, Taipei, Taiwan,2009
4. “A low-noise self-calibrating dynamic comparator for high-speed ADCs,” in Proc.;Miyahara;IEEE Asian Solid State Circuit Conference (A-SSCC), Fukuoka, Japan,2008
5. “Analysis and Design of a Low Voltage Low-Power Double-Tail Comparator,”;Samanch;IEEE Transactions on VLSI Systems,2013