Author:
Puche José,Petit Salvador,Gómez María E.,Sahuquillo Julio
Funder
Spanish Ministerio de Economía y Competitividad
Generalitat Valenciana, Spain
Subject
Computer Networks and Communications,Hardware and Architecture,Software
Reference55 articles.
1. S. Kaxiras, Z. Hu, M. Martonosi, Cache decay: exploiting generational behavior to reduce cache leakage power, in: Procs. of the 28th Annual International Symposium on Computer Architecture, ISCA’01, 2001, pp. 240–251.
2. Drowsy caches: simple techniques for reducing leakage power;Flautner,2002
3. POWER5 system microarchitecture;Sinharoy;IBM J. Res. Dev.,2005
4. UltraSPARC T2: A highly-treaded, power-efficient, SPARC SOC;Shah,2007
5. M. Qureshi, Y. Patt, Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches, in: MICRO, 2006, pp. 423–432.