1. K. Roy, Leakage power reduction in low-voltage cmos designs, in: Proceedings of IEEE International Conference on Electronics, Circuits and Systems, Vol. 2, 1998, pp. 167–173.
2. Intra-task voltage scheduling for low-energy hard real-time applications;Shin;IEEE Des. Test Comput.,2001
3. Toward the placement of power management points in real-time applications;AbouGhazaleh,2003
4. SUIF-Stanford University Intermediate Format. URL: http://suif.stanford.edu/.
5. D. Brooks, V. Tiwari, M. Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, in: Proceedings of the 27th Annual International Symposium on Computer Architecture, ISCA’00, 2000, pp. 83–94.