Design of a Three-Input Parity Checker Based on an All-Spin Logic Device and Its Clock Control Methodology
-
Published:2024
Issue:02
Volume:14
Page:13-22
-
ISSN:2161-086X
-
Container-title:Hans Journal of Nanotechnology
-
language:
-
Short-container-title:NAT
Publisher
Hans Publishers