1. “Balancing On-Chip Network Latency in Multi-Application Mapping for Chip-Multiprocessors”. IPDPS. May 2014
2. NoCS 2007 website
3. On-Chip Networks Bibliography
4. Inter/Intra-Chip Optical Network Bibliography-
5. Slyusar V. I., Slyusar D.V. Pyramidal design of nanoantennas array. // VIII International Conference on Antenna Theory and Techniques (ICATT’11). - Kyiv, Ukraine. - National Technical University of Ukraine “Kyiv Polytechnic Institute”. - September 20-23, 2011. - Pp. 140-142