Author:
Chehaitly Mouhamad,Tabaa Mohamed,Monteiro Fabrice,Saadaoui Safa,Dandache Abbas
Abstract
This work targets the challenging issue to produce high throughput and low-cost configurable architecture of Discrete wavelet transforms (DWT). More specifically, it proposes a new hardware architecture of the first and second generation of DWT using a modified multi-resolution tree. This approach is based on serializations and interleaving of data between different stages. The designed architecture is massively parallelized and sharing hardware between low-pass and high-pass filters in the wavelet transformation algorithm. Consequently, to process data in high speed and decrease hardware usage. The different steps of the post/pre-synthesis configurable algorithm are detailed in this paper. A modulization in VHDL at RTL level and implementation of the designed architecture on FPGA technology in a NexysVideo board (Artix 7 FPGA) are done in this work, where the performance, the configurability and the generic of our architecture are highly enhanced. The implementation results indicate that our proposed architectures provide a very high-speed data processing with low needed resources. As an example, with the parameters depth order equal 2, filter order equal 2, order quantization equal 5 and a parallel degree P = 16, we reach a bit rate around 3160 Mega samples per second with low used of logic elements (≈400) and logic registers (≈700).
Reference25 articles.
1. Denk T and Parhi K. Architectures for lattice structure based orthonormal discrete wavelet transforms. IEEE International Conference on Application Specific Array Processors, pp. 259–270, August 1994
2. Vishwanath M and Owens R. A common architecture for the DWT and IDWT. IEEE International Conference on Application Specific Systems, Architectures and Processors (ASAP), pp. 193–198.8, August 1996
3. Motra A, Bora P and Chakrabarti I. An efficient hardware implementation of DWT and IDWT. IEEE Conference on Convergent Technologies for the Asia-Pacific Region (TENCON), vol. 1, pp. 95–99, October 2003
4. Hatem H, El-Matbouly M, Hamdy N and Shehata K-A. VLSI architecture of QMF for DWT integrated system. Circuits and Systems, MWSCAS 2001. Proceedings of the 44th IEEE 2001 Midwest Symposium on (Volume: 2), pp. 560–563, 2001. doi:10.1109/MWSCAS.2001.986253
5. Wu B-F and Hu Y-Q. An efficient VLSI implementation of the discrete wavelet transform using embedded instruction codes for symmetric filters. IEEE Transactions on Circuits and Systems for Video Technology, vol. 13, no. 9, pp. 936–943, September 2003