Author:
Luet Ng Len,Ho Yeap Kim,Wan Ching Goh Magdalene,Dakulagi Veerendra
Abstract
In this chapter, we explain the two types of power consumption found in a complementary metal-oxide-semiconductor (CMOS) circuit. In general, a CMOS circuit tends to dissipate power at all times—be it active or inactive. The power consumed by the circuit when it is performing computational tasks is known as dynamic power. On the contrary, the power lost due to current leakage during which the circuit is dormant is referred to as static power. By carefully and properly designing the circuit, current leakage can be suppressed to its minimum. Hence, dynamic power consumption is usually significantly higher than its static counterpart. Some of the techniques that could be adopted to save dynamic power consumption include reducing the supply voltage, clock frequency, clock power, and dynamic effective capacitance. By probing into the activity factors of the design modules, the techniques can be applied to those with high power consumption.
Reference22 articles.
1. Yeap KH, Nisar H. Introductory chapter: VLSI. In: Yeap KH, Nisar H, editors. Very-Large-Scale-Integration. London, UK: InTechOpen; 2018. pp. 3-11
2. Yeap KH, Nisar H. Introductory chapter: Complementary metal oxide semiconductor (CMOS). In: Yeap KH, Nisar H, editors. Complementary Metal Oxide Semiconductor. London, UK: InTechOpen; 2018. pp. 3-7
3. Yeap KH, Isa MM, Loh SH. Introductory chapter: Integrated circuit Chip. In: Yeap KH, Hoyos JJS, editors. Integrated Circuits/Microchips. London, UK: InTechOpen; 2020. pp. 1-13
4. Ho YK, Ahmad I, Sulong MS. Characterization of a 0.14 μm submicron NMOS with Silvaco TCAD simulator. Journal of Science and Technology. 2009;1:1-10
5. Sulong MS, Ahmad I, Foo LT, Ho YK. Characterization of a 130 nm CMOS device using CVIV and focused ion beam. Jurnal Sains dan Teknologi. 2007;4:37-46
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献