1. IngeniArs S.r.l
2. UVM (Universal Verification Methodology)
3. Universal Verification Methodology, UVM Cookbook;Graphics;Online Methodology Documentation from the Verification Methodology Team,2019
4. SystemVerilog for Verification, a Guide to Learning the Testbench Language Features, third edition;Spear;Springer Science & Business Media,2012
5. SpaceWire – Links, nodes, routers and networks;ESA Requirements and Standards Division, Noordwyk (NL),2019