BOiLS: Bayesian Optimisation for Logic Synthesis-Reference-Cited by-同舟云学术

BOiLS: Bayesian Optimisation for Logic Synthesis

Published:2022-03-14 Issue: Volume: Page:
ISSN:
Container-title:2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)
language:
Short-container-title:

Author:

Grosnit Antoine¹,Malherbe Cedric¹,Tutunov Rasul¹,Wan Xingchen²,Wang Jun³,Ammar Haitham Bou³

Affiliation:

1. Huawei Noah's Ark Lab

2. University of Oxford,Huawei Noah's Ark Lab

3. University College London,Huawei Noah's Ark Lab

Publisher

IEEE

Link

http://xplorestaging.ieee.org/ielx7/9774496/9774497/09774632.pdf?arnumber=9774632

Reference23 articles.

1. Model-based reinforcement learning for atari;kaiser;ICLRE,2020

2. The epfl combinational benchmark suite;amaru;IWLS,2015

3. Think Global and Act Local: Bayesian Optimisation over High-Dimensional Categorical and Mixed Search Spaces;wan;ICML,2021

4. Yosys - A Free Verilog Synthesis Suite;wolf;Proceedings of AustroChip,0

5. Decision Making in Synthesis cross Technolo-gies using LSTMs and Transfer Learning;yu;Proceedings of the 2020 ACM/IEEE Workshop on Machine Learning for CAD,0

Cited by 15 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. ReLS: Retrieval Is Efficient Knowledge Transfer For Logic Synthesis;Proceedings of the 2024 ACM/IEEE International Symposium on Machine Learning for CAD;2024-09-09

2. Parallel AIG Refactoring via Conflict Breaking;2024 IEEE International Symposium on Circuits and Systems (ISCAS);2024-05-19

3. A Logic Optimization Method Using Reinforcement Learning;2024 2nd International Symposium of Electronics Design Automation (ISEDA);2024-05-10

4. A General Framework for Efficient Logic Synthesis;2024 2nd International Symposium of Electronics Design Automation (ISEDA);2024-05-10

5. On Accelerating Domain-Specific MC-TS with Knowledge Retention and Efficient Parallelization for Logic Optimization;2024 2nd International Symposium of Electronics Design Automation (ISEDA);2024-05-10