Improvement of Fluorine Attacking Induced Word-Line Leakage in 3D NAND Flash Memory
-
Published:2024
Issue:0
Volume:0
Page:0
-
ISSN:1000-3290
-
Container-title:Acta Physica Sinica
-
language:
-
Short-container-title:Acta Phys. Sin.
Author:
FANG Yuxuan ,XIA Zhiliang ,YANG Tao ,ZHOU Wenxi ,HUO Zongliang , , , ,
Abstract
This study explores the impact of fluorine (F) erosion on the tungsten (W) gate process and proposes measures to mitigate the word line (WL) leakage resulting from F erosion in 3D NAND flash memory. As the number of layers in 3D NAND increases, the tungsten (W) gate word line (WL) layer fill process becomes more challenging during the post-gate process. As the fill path length increases, the tungsten gates become more susceptible to voiding during deposition, resulting in the accumulation of fluorine (F) by-products, and causing fluorine attack issues. In particular, under the influence of subsequent high-temperature processes, the by-products containing fluorine can diffuse into the surrounding structure and corrode the surrounding oxide layer. This leads to WL leakage, thereby affecting device yield and reliability. This paper begins by analyzing the microscopic principles of fluorine erosion in 3D NAND. We also propose a low-pressure annealing method to address the issue of fluorine erosion. Then, we conducted annealing experiments on planar thin film stacks and 3D filled structures under both atmospheric and low-pressure conditions. We used various methods to characterize the concentration and distribution of residual fluorine elements. The experimental results demonstrate that residual fluorine elements in the tungsten gate can be effectively discharged by low-pressure annealing under appropriate conditions, thus reducing the leakage index of the word line. Additionally, as the outer CH is closer to the fluorine discharge channel, the impact of low-pressure annealing on the outer CH is more pronounced than on the inner CH. Low-pressure annealing can significantly reduce the fluorine content in the tungsten gate. This method can also mitigate the issue of fluorine attack oxides and decrease WL leakage. Using low-pressure annealing treatment can also enhance the quality of 3D NAND flash technology.
Publisher
Acta Physica Sinica, Chinese Physical Society and Institute of Physics, Chinese Academy of Sciences
Subject
General Physics and Astronomy
Reference20 articles.
1. Compagnoni C M, Goda A, Spinelli A S, Feeley P, Lacaita A L, Visconti A 2017 Proc. IEEE 105 1609 2. Kim H, Ahn S J, Shin Y G, Lee K, Jung E 2017 IEEE International Memory Workshop (IMW) Monterey, California, May 14-17, 2017 p1 3. Vasilyev V, Chung S H, Song Y W 2007 Solid State Technol. 50 53 4. Xu Q, Luo J, Wang G, Yang T, Li J, Ye T, Chen D, Zhao C 2015 Microelectron. Eng. 137 43 5. Moon J, Lee T Y, Ahn H J, Lee T I, Hwang W S, Cho B J 2018 IEEE Trans. Electron Devices 66 378
|
|