Self-timed circuits as a basis for developing next generation high-reliable high-performance computers-Reference-Cited by-同舟云学术

Self-timed circuits as a basis for developing next generation high-reliable high-performance computers

Published:2021-02-25 Issue:4 Volume:23 Page:277-281
ISSN:2413-6387
Container-title:Izvestiya Vysshikh Uchebnykh Zavedenii. Materialy Elektronnoi Tekhniki = Materials of Electronics Engineering
language:
Short-container-title:Izv. vysš. učebn. zaved., Mater. èlektron. teh.

Author:

Zatsarinnyy A. A.¹^ORCID,Stepchenkov Yu. A.¹^ORCID,Diachenko Yu. G.¹^ORCID,Rogdestvenski Yu. V.¹

Affiliation:

1. Federal Research Center “Computer Science and Control” of the Russian Academy of Sciences

Abstract

The paper proposes design and circuitry solutions for the implementation of high-performance next generation computers. They are based on self-timed circuit design methodology and provide an increase in the tolerance of computing systems to soft errors resulting from induced noises and radiation exposure.

Publisher

National University of Science and Technology MISiS

Subject

General Medicine

Reference7 articles.

1. Stepchenkov Y. A., D’yachenko Y. G., Gorelkin G. A. Selfsynchronous circuits are the future of microelectronics. Voprosy radioelektroniki = Questions of Radio Electronics. 2011, vol. 4, no. 2, pp. 153—184.

2. Stepchenkov Yu. A., Denisov A. N., Dyachenko Yu. G., Grinfeld F. I., Filimonenko O. P., Morozov N. V., Stepchenkov D. Yu., Plekhanov L. P. Library functional cells for the design of self-synchronous semi-custom BMK microcircuits of the 5503/5507 series. Moscow: Technosfera, 2017. 367 p. (In Russ.). URL: http://www.technosphera.ru/lib/book/497

3. Tailor R. A., Reese R. B. Uncle—Unified NCL Environment—an NCL design tool. Ch. 14. In: Di J., Smith S. C. (Eds) Asynchronous Circuit Applications. 2019. Pp. 293—307. DOI: 10.1049/PBCS061E_ch14

4. Pat. No. 2718220 (RF). Formirovatel’ parafaznogo signala s yedinichnym speyserom [Paraphase signal former with a single spacer]. A. A. Zatsarinnyy, S. V. Kozlov, Yu. A. Stepchenkov, Yu. G. Dyachenko, 2020. Bul. No. 10. (In Russ.). URL: https://yandex.ru/patents/doc/RU2718220C1_20200331

5. Stepchenkov Y. A., Kamenskih A. N., Diachenko Y. G., Rogdestvenski Y. V., Diachenko D. Y. Improvement of the natural self-timed circuit tolerance to short-term soft errors. Advances in Science, Technology and Engineering Systems Journal. 2020, vol. 5, no. 2, pp. 44—56. DOI: 10.25046/aj050206