Affiliation:
1. SRM Institute of Science and Technology
Abstract
Abstract
Capacitor Voltage Unbalance and Common Mode Voltage (CMV) issues leads to affects the performance of the inverter, magnitude of load current increase and THD increase. So to diminish unbalance in the capacitor voltage and CMV, a hexagonal based Space Vector Pulse Width Modulation (SVPWM) is implemented for three-phase five-level Neutral Point Clamped inverter (NPCI) at high modulation index of 0.905. The performance of the inverter is improved, when the number of level of inverter increases. Simultaneously, the switching pulse creation becomes more sophisticated. SVPWM is a digital PWM control approach that maximizes the use of the dc link voltage while lowering the system's THD. And capacitor voltage (CV) imbalance and CMV are reduced by adopting the Nearest-State-Vector (NSV) technique, which selects only null, small, and large vectors and ignores medium vectors. Using Matlab Simulink and an FPGA processor, the proposes system's simulation and experimental results are established.
Publisher
Research Square Platform LLC
Reference22 articles.
1. 1. Nabae, I. Takahashi, and H. Akagi: “A new neutral-point-clamped PWM inverter,” IEEE Transactions on Industry Applications, Vol.IA-17, No.5, pp.518–523, 1981.
2. 2. N.S. Choi, J.G. Cho, and G.H. Cho: “A general circuit topology of multilevel inverter,” IEEE Power Electronics Specialists Conference(PESC), pp.96–103, 1991.
3. 3. N. Hatti, Y. Kondo, and H. Akagi: “Five-level diode-clamped PWM converters connected back-to-back for motor drives,” IEEE Transactions on Industry Applications, Vol.44, No.4, pp.1268–1276, 2008.
4. 4. Amir Masoud Bozorgi, Amir Hakemi, Mehdi Farasat, Mohammad Monfared, “Modulation Techniques for Common-Mode Voltage Reduction in the Z-Source Ultra-Sparse Matrix Converters”, IEEE Transactions on Power Electronics, 34(1), pp. 958–970, 2019.
5. 5. Changwei Qin, Chenghui Zhang Alian Chen, Xiangyang Xing, Guangxian Zhang, “A Space Vector Modulation Scheme of the Quasi-Z-Source Three-Level T-Type Inverter for Common-Mode Voltage Reduction”, IEEE Transactions on Industrial Electronics, 65(10), pp. 8340–8350, 2018.