Predictive Evaluation of Currents For Nano Multi FinFETs Under Geometry Variations

Author:

Khan Shaheen1,Khan Irshad1,Ajay Ajay Kumar Dadoria1

Affiliation:

1. Mewat Engineering College Palla, Nuh, Mewat

Abstract

Abstract Scaling of the transistor is a prime thrust for development of semiconductor industries. In this paper we have evaluated the impact of ION and IOFF current by applying process variation on different device parameters from 20-7nm of FinFET technology and study the behaviour of the digital circuit with scaling of technology. Here the impact on ION and IOFF current is investigated with the variation of Fins in FinFET transistors for High Performance (HP) and Lower Standby Power (LSTP) models along with applying 10% deviation from nominal values in different device parameters. The simulation results shows that by applying 10% deviation from nominal values of the geometric parameters Length (L) Width (WFin), Hight (HFin), Work Function (WFF), Thickness (TFin), and Source and Drain doping, affects ION current in HP N-FinFET of 20nm technology and has lowest Normalize Standard Deviation of 7% and LSTP P-FinFET in 7nm technology has highest 27% of Normalize Standard deviation. Results also shows that with 3% Normalized Standard Deviation in both HP (N,P FinFET) and LSTP (N,P FinFET) in WFF has an enormous impact on IOFF current i.e. Normalize Standard Deviation of 117% compared to variation in other device parameters which causes maximum Normalize Standard Deviation of 51% and minimum of 5%. Here variations in parameters are done taking 2,4,8,16 fins in FinFET. These experiments are carried on HSPICE simulator at 27°C temperature by using 20-7nm Berkley Predictive Technology Module.

Publisher

Research Square Platform LLC

Reference23 articles.

1. Robustness comparison of DG FinFETs with symmetric, asymmetric, tied and independent gate options with circuit co-design for ultra low power subthreshold logic;Vaddi R;Microelectronics Journal,2010

2. A.Muttrejam, N., Agarwal, & Jha, N. K. (2007). “CMOS logic design with independent-gate FinFETs”, in Proc. of 25th International Conference on Computer Design, Lake Tahoe, pp.560–567,

3. Mishra, P. (2010). and N.K. Jha,“Low-power FinFET circuit synthesis using surface orientation optimization,” In Proc. of Design Automation and Test in Europe, pp. 311–314,

4. Predictive evaluation of electrical characteristics of sub-22 nm FinFET technologies under device geometry variations;Meinhardt C;Microelectronic Reliability,2014

5. Impact of PVT variability on 20 nm FinFET standard cells;Zimpeck AL;Microelectronic Reliability,2015

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3