Minimizing control dependencies of pipelining through optimizing branch selection

Author:

Gao Fei1,Shao Jingbo1

Affiliation:

1. Harbin Normal University

Abstract

Abstract

In modern computer systems, processors achieve high performance through pipelining. Therefore, the execution efficiency of the pipelining is one of the critical factors impacting processor performance. The main factors that impact pipelining efficiency are data hazards caused by data dependencies and control hazards caused by control dependencies. Regarding the control hazards present in pipelining, although a few technologies are mentioned in the literature for addressing them, they frequently require significantly high latency and may not guarantee optimal quality. This paper introduces the Functional Function (FF), derived from the Fork function; by selectively executing branch instructions based on previous calculation results, the Functional Function can minimize control dependencies in pipelining and enhance the utilization of the processor pipelining via optimizing branch selection. The Intel VTune Profiler program analyzer was employed for data collection and analysis during the experiment to facilitate an unbiased comparison with existing methods. The experimental results indicate that the Functional Function significantly outperforms the existing methods, primarily reflected in the Pipeline utilization rate, CPI rate, and Bad Speculation rate. Furthermore, the utilization of the pipelining is enhanced by approximately 20%, accompanied by a nearly 1.5% increase in branch prediction accuracy compared with existing methods.

Publisher

Research Square Platform LLC

Reference27 articles.

1. Term-level verification of a pipelined CISC microprocessor;Bryant RE;School of Computer Science Carnegie Mellon University,2005

2. On the design of time-constrained and buffer-optimal self-timed pipelines;Jiang W;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2018

3. Prakash, V. A. M, Designing and Implementation of 32-bit 5 stage Pipelined MIPS based RISC Processor Capable of Resolving Data Hazards, (2021). IEEE International Conference on Mobile Networks and Wireless Communications (ICMNWC), Tumkur, Karnataka, India, 2021, pp. 1–6.

4. Energy Efficient On-Demand Dynamic Branch Prediction Models;Mohammadi M;IEEE Transactions on Computers

5. Virtual program counter (vpc) prediction: Meager cost indirect branch prediction using conditional branch prediction hardware;Kim H;IEEE Transactions on Computers,2008

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3