1. Term-level verification of a pipelined CISC microprocessor;Bryant RE;School of Computer Science Carnegie Mellon University,2005
2. On the design of time-constrained and buffer-optimal self-timed pipelines;Jiang W;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2018
3. Prakash, V. A. M, Designing and Implementation of 32-bit 5 stage Pipelined MIPS based RISC Processor Capable of Resolving Data Hazards, (2021). IEEE International Conference on Mobile Networks and Wireless Communications (ICMNWC), Tumkur, Karnataka, India, 2021, pp. 1–6.
4. Energy Efficient On-Demand Dynamic Branch Prediction Models;Mohammadi M;IEEE Transactions on Computers
5. Virtual program counter (vpc) prediction: Meager cost indirect branch prediction using conditional branch prediction hardware;Kim H;IEEE Transactions on Computers,2008