Performance analysis of coalesce private or spill shared (CPOSS) replacement strategy overLRU to handle directory entry evictions from the slice last level cache (LLC) using a scalable coherent sparse directory in Multicore processor

Author:

Sahu Narottam1,Dash Banchhanidhi1,Al-Absi Ahmed Abdulhakim2,Pattnaik Prasant Kumar1

Affiliation:

1. KIIT University

2. Kyungdong University

Abstract

Abstract

Ideally, we could solve all memory performance problems by storing everything in high performance caches. However, the associated high-cost forces us to keep only a limited amount of working sets of data in these caches and the replacement of disposable blocks of data with the desired one is a fundamental property to caches. Ultimately, the performance of a cache is heavily influenced by the replacement policy it uses. In this paper, we conduct a comparative analysis of a few replacement policies currently in use from traditional strategies to the ones that attempt to emulate optimal replacement and simulate a few replacement strategies to test the performance of multilevel cache by configuring the cache memory subsystem in the Multi2sim simulator. We have focused on the shared nature of the last Level Cache (LLC) which includes many coherence problems. This is where directories and coherence protocols come into play. However, the blocks suffer when the directory entries are themselves evicted from the directory. In this paper, we look into a cache coherence mechanism that instead of evicting the block from the private caches when the directory entry is evicted, rather than storing the entry in the LLC slice. This guarantees freedom from the Directory Eviction Victim Blocks (DEVB). We analyze the performance of our proposed replacement technique, namely, coalesce private or spill shared (CPOSS) by varying the size and associativity of the sparse directory by providing the workload from Parsec, Splash2 and FFTW benchmarks and we observe that the CPOSS outperforms the existing least recently used (LRU) in slice LLC banks in Multicore processors.

Publisher

Springer Science and Business Media LLC

Reference13 articles.

1. Chaudhuri, M. Zero directory eviction victim: Unbounded coherence directory and core cache isolation. In 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA) (pp. 277–290). IEEE. (2021).

2. Chaudhuri, M. Zero inclusion victim: isolating core caches from inclusive last-level cache evictions. In 2021 ACM/IEEE 48th Annual International Symposium on Computer Architecture (ISCA) (pp. 71–84). IEEE. (2021,).

3. Tag-Sharer-Fusion Directory: A Scalable Coherence Directory With Flexible Entry Formats;Qiu Y;IEEE Transactions on Parallel and Distributed Systems,2022

4. Cache coherence protocols in distributed systems;Shukur H;Journal of Applied Science and Technology Trends,2020

5. Al-Waisi, Z., & Agyeman, M. O. An overview of on-chip cache coherence protocols”.In2017 intelligent systems conference (IntelliSys) (pp. 304–309). IEEE.Alkhamisi, K. (2022). Cache Coherence issues and Solution: A Review. International Journal of Information Systems and Computer Technologies, 1(2) (2017, September).

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3