1. The high-level synthesis of digital systems
2. 2) Lin, Y.: Recent developments in high-level synthesis, ACM Trans. Design Automation of Electronic Systems, Vol.2, No.1, pp.2-21, (1997).
3. 3) Timmer, A.H. and Jess, J.A.G.: Execution interval analysis under resource constraints, Proc. International Conference on Computer-Aided Design, pp.454-459 (1993).
4. 4) Timmer, A.H. and Jess, J.A.G.: Exact scheduling strategies based on bipartite graph matching, Proc. Design, Automation and Test in Europe, pp.42-47 (1995).
5. 5) Memik, S.O., Kastner, R., Bozorgzadeh, E. and Sarrafzadeh, M.: A scheduling algorithm for optimization and early planning in high-level synthesis, ACM Trans. Design Automation of Electronic Systems, Vol.10, No.1, pp.33-57 (2005).