Publisher
Information Processing Society of Japan
Subject
Electrical and Electronic Engineering,Computer Science Applications
Reference22 articles.
1. [1] Gajski, D.D. et al.: High Level Synthesis: An Introduction to Chip and System Design, Kluwer Academic Publishers (1992).
2. [2] Vivado Design Suite User Guide: High-Level Synthesis (UG902), Xilinx (2017).
3. [3] Cong, J., Jiang, W., Liu, B. and Zou, Y.: Automatic Memory Partitioning and Scheduling for Throughput and Power Optimization, ACM Trans. Design Automation of Electronic Systems (2011).
4. [4] Cong, J., Jiang, W., Liu, B. and Zou, Y.: Theory and algorithm for generalized memory partitioning in high-level synthesis, International Symposium on Field-Programmable Gate Arrays (FPGA) (2014).
5. [5] Cong, J., Li, P., Xiao, B. and Zhang, P.: An Optimal Microarchitecture for Stencil Computation Acceleration Based on Nonuniform Partitioning of Data Reuse Buffers, IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, Vol.35, pp.407-418 (2016).