1. [1] Wolf, W.: The future of multiprocessor systems-on-chips, Design Automation Conference, pp.681-685 (2004).
2. [2] Martin, G.: Overview of the MPSoC Design Challenge, Design Automation Conference, pp.274-279 (2006).
3. [3] Kanbara, H., Nakatani, T., Umehara, N., Ishihara, N. and Tomiyama, H.: Speed Improvement of AES Encryption using hardware accelerators synthesized by C Compatible Architecture Prototyper (CCAP), Workshop on Synthesis And System Integration of Mixed Information Technologies (SASIMI 2007), pp.130-134 (2007).
4. [4] Adding Hardware Accelerators to Reduce Power in Embedded Systems, available from <http://www.altera.com/literature/wp/wp-01112-hw-reduce-power.pdf>
5. [5] Gries, M.: Methods for evaluating and covering the design space during early design development, Integration, the VLSI Journal, Vol.38, No.2, pp.131-183 (2004).